Abstract-This paper presents an all-digital background blind calibration technique for the capacitor mismatch problem in SAR ADCs. It utilizes the redundancy offered using a sub-radix-2 DAC architecture to blindly estimate the mismatch and the assigned weight for each comparator decision. The weights are estimated by building partial histogram windows for the comparator decision vectors. To remove the dependency on the input signal's probability density function, the histogram windows are normalized with respect to their peaks. Matlab simulation results show that an ENOB within 0.12bit of the optimal is attained using the proposed algorithm.
INTRODUCTION
Due to variations in the fabrication process, the values of the fabricated capacitors in a typical SAR ADC differ from their nominal values. Prior to the advent of digital calibration techniques, the output of such a SAR ADC had only moderate resolution, and it was necessary to choose the capacitor sizes to be sufficiently large so as to reduce the effect of mismatch [4] . However, by including capacitor mismatch calibration, this is no longer the case, and the capacitor sizes are now designed according to thermal noise considerations only, leading to faster ADCs having lower power and a smaller silicon area [4] .
There are two main types of calibration techniques: foreground and background. In the foreground techniques, an offline calibration process is used to compute calibration weights that are then applied during normal operation. For example, in [3] calibration weights are iteratively updated to make uniform the ADC's output histogram for a uniformly distributed input injected prior to normal operation. Foreground calibration works well when the overall system is such that a calibration startup phase can be allocated, and where the adaptation of the weights during normal operation is not required.
In the background techniques, the calibration weights are computed during normal operation and updated continuously. This is useful in applications where no startup phase is allocated, and where the calibration weights need to be adjusted over time. For example, in [2] , a histogram is measured covering all possible comparator decision vectors, and the weights are extracted by solving an overdetermined system of linear equations to average the effect of the input distribution.
The techniques presented in [1] [2] [3] utilize redundancy through a sub-radix-2 architecture to avoid the occurrence of the super-radix-2 condition [1] . This condition occurs when one capacitor is larger than the sum of all smaller capacitors, and causes at least one output vector to appear for a wide input voltage range. The use of sub-radix-2 enables obtaining a histogram of comparator decision vectors with rich evenly distributed equal-level peaks for a uniformly distributed input signal, even if mismatch exists. In this paper, we further exploit the sub-radix-2 architecture properties to enable blind calibration independent of the input signal's probability density function (PDF), meaning that there is no requirement to alter the analog frontend circuit. The calibration weights are estimated by constructing exactly equations. These are obtained by building the histogram for the comparator vector output at certain ranges. This reduces the histogram memory size to only 5.8% compared to other approaches that require sensing the full histogram. The proposed algorithm attains an effective number of bits (ENOB) within 0.12bit of the optimal, even in the existence of imperfections.
II. SAR ADC MODEL
In SAR ADCs, a complete conversion can be divided into three phases; 1) Acquisition: the analog input signal is sampled into the capacitor banks. 2) Searching: successive decisions are made by a comparator, during which controlled switches are configured to minimize the voltage across the comparator's inputs. 3) Post processing: the comparator decisions are processed to deliver bits at the ADC's output. Fig. 1 shows the block diagram for a SAR ADC based on the monotonic capacitor switching architecture reported in [5] ; note however that our proposed calibration algorithm and analysis are also valid for other architectures. Two banks of capacitors, and , are connected to the terminals and of the comparator, respectively. Each bank consists of -1 sub-radix-2 weighted capacitors with nominal values = = ∀ ∈ {1, . . -1}, where is a unit capacitance and < 2 is the chosen radix [1] . Both and are connected to switches controlled by the binary vectors + and -, respectively. Each switch connects a capacitor to the reference voltage when the corresponding control bit is 1, and to ground otherwise. For any and , the voltage on and can be expressed by (1) where denotes the complement of a bit . 
Control logic
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During the acquisition phase, the control bits in and are all initialized to 1, and the input voltage is applied differentially across and which in turn are connected to and respectively via the bootstrapped switches. The searching phase consists of steps indexed from = − 1 down to 0. In each step , a comparator decision is made on according to
where ( ) ≜ − is the residual voltage on the step for a given . From (1), this can be expressed as
To minimize the residual voltage in the next step, ( ), the control bits of the switches are accordingly configured to = and = on all but the last step. To find bounds on after resolving each , consider the smallest > for which = (i.e., = ∀ ∈ { , + 1, … , − 1}). Consider first the case = 0. Here we have ( ) > 0 and ( ) < 0; thus we can use (3) to derive bounds on in terms of the resolved decisions:
and therefore can be written as a fixed quantity and a random variable (RV) term, i.e.,
where δ , is a RV on the range -( -∑ ̇ ),0 . Here δ , appears due to the quantization error; i.e., the breadth of its range is minimum when =0. In this case, it can be shown that δ , ∈ [-, 0] ∀ > 0 (this can be obtained by letting = 1). Similarly, it can be shown that (6) also holds for the case = 1, where δ , ∈ 0, ̇ -∑ . Combining the results in both cases when = 0 and = 1 yields
i.e., can be expressed as the sum of a linear combination of { }, a fixed offset, and a quantization noise , where ∈ [-/2, /2] when =0, and
A weighted sum of the decisions can be computed as
where = { } and = { } are × 1 vectors of comparator decisions and weights, respectively. Ignoring the offset term in (7), and selecting these weights to be
= /2, (10) maximizes the ENOB; such weights are optimal in this sense.
Knowledge of the values of the fabricated capacitances permits the computation of , and hence of the value of .
However, in real applications the exact values of the fabricated capacitances are not known, leading to ADC performance degradation, and thus raising the need for calibration.
III. COMPARATOR NOISE AND SETTLING TIME For a realistic SAR ADC model, the following sources of imperfection, which directly affect the capacitor mismatch estimation, are considered in verifying the proposed technique.
In practice, a finite time period is allocated after each switch change for the settling of the DAC's voltage, which is needed to settle within ½ LSB for radix-2 DACs. However, in sub-radix-2 DACs, can be shortened, permitting settling errors that can be corrected in later steps [6] . To model the settling error, the DAC is considered as a first-order system with time constant , and (3) can be modified to
Also, SAR ADCs suffer from different noise sources where the comparator noise power dominates by a factor of 100 over the others [6] . To model the comparator noise, (2) is modified to
where is a Gaussian-distributed RV with input-referred standard deviation .
IV. CALIBRATION SCHEME The goal of the proposed calibration algorithm is to estimate ; this can be achieved by creating exactly equations relating the unknown to the probability mass function (PMF) of .
First, we need to define two mappings. The mapping ∅( ) maps to the lowest input voltage generating , which, with reference to (7), can be expressed as
where and are constants dictated by (7). Also, ( ) maps to a unique integer value via
A. Probability mass function characteristic of the SAR ADC Let = {ℎ } denote the PMF over all 2 possible values of the decision vector ; this depends on the PDF of , which we denote by ( ). Fig. 2 shows an example of a measured for the case of =1.8, =8 and a uniformly distributed input signal.
Note that there exist some vectors which cannot be observed at the ADC output; we call such vectors inactive (all other vectors are active). This behavior can be seen from Fig. 2 . To illustrate why this occurs, consider a vector with = 0 for some , and consider the smallest > for which = . Whenever it happens that < ∑ ̇ , then the lower bound in (5) exceeds the upper bound, and it follows that any such vector is inactive (as there is no valid solution for ). A similar reasoning applies for the case = 1. Extending this argument, it can be shown that for nominal capacitance values and ignoring settling errors, the vector is inactive whenever
i.e., active vectors are not expected to have ⌈ ⌉ successive equal comparator decisions. This result gives rise to many inactive vectors forming contiguous gaps as can be observed in Fig. 2 .
B. Input-output statistical relationship of the SAR ADC
Due to the searching mechanism used in sub-radix-2 SAR ADCs, the relationship between ∅(. ) and (. ) is monotonic; for any pair of active vectors and , ( ) < ( ) is guaranteed when ∅( ) < ∅( ). Using this property, we can conclude that ( ( ) ≤ ( ) < ( )) = (∅( ) ≤ < ∅( )), where ( ) denotes the probability of an event . Hence, we can express the relationship between and ( ) by
where ( , ) is the average of ( ) over the range [∅( ), ∅( )]. 
C. Constructing a system of equations
where ≜ ( ) , ( ) . In matrix form, we may write
where (resp. ) is an × matrix whose k th column is ( ) (resp. ( ) ), ≜ − is an upper triangular matrix with all entries on the main diagonal equal to 1, and the element in the × 1 vector can be written as
.
Ignoring the ADC's gain, we can map the maximum computed in (8) to match the maximum quantized -bit output:
(20)
Using (18) and (20), can be evaluated according to
In the example shown in Fig. 2 , a gap generated by a change in is depicted. The vectors lying on the left of this gap have = 0, and the vectors on the right have = 1. To construct the 7 equation, we need to select an active vector ( ) from the left of this gap, and similarly a vector ( ) from its right.
D. Determining the peak level
From Fig. 2 , we can notice that richly contains peaks that are almost evenly distributed, and have equal level for uniform ( ) (this is due to the assumption that the super-radix-2 condition does not occur).
We are interested in finding their 1) The input signal's PDF, ( ), that is assumed to be locally uniform in this region and equals . We can notice its effect in Fig. 3 where is modulated by ( ).
2) The maximum voltage breadth at which a certain vector appears, it is directly proportional to the maximum breadth for δ , , which in turn is proportional to .
Hence, we can write in the form (22), where is a constant of proportionality. This can be used to replace in (19). Note however that in practice, both constants and can be ignored due to the normalization in (21).
= .
(
V. CALIBRATION IMPLEMENTATION The previous section described the mathematical framework for the proposed algorithm. In this section we illustrate the methods used to construct these equations.
In the following discussion, a tilde above any mathematical symbol denotes an estimate of the corresponding variable. An exception to this rule is , which denotes the comparator decision vector histogram -this is measured by monitoring decision vectors, and its element ℎ contains the number of observed events where ( ) = .
Although we have unknowns in , there are only − 2 degrees of freedom due to the constraints imposed by (10) and (20); therefore we set =1, and the equation indexed by =1 is selected to satisfy (10) via setting ( ) =0, ℓ ( ) =1 and =1.
In the proposed calibration technique, a calibration cycle is divided into three phases. Each phase requires observing a chunk of comparator decision vectors. Let ( ) denote the m th decision vector in the considered chunk. Due to the existence of imperfections, many inactive vectors can appear with low probability, making direct identification of and impractical. Instead, we first identify ̈ and ̈, which are coarse estimates of and . In the following discussion, ̈ is identified in the first phase, and ̈ in the second; however, this ordering can freely be swapped. Subsequently, in the third phase, partial histogram windows are built around the vectors in ̈ and ̈, and these are used to accurately identify , and .
In the first phase, the k th column in ̈, ̈( ) , is identified ∀ ∈ {2, . . , − 1}. We select ̈( ) to be the first decision vector located on the histogram just on the left of a gap created by a change in the decision , which can be found using a running maximum over outputs To make sure that the chosen ̈( ) is on a gap created by a change in the decision , we make use of the result obtained in (15): vectors ( ) with ⌊ − 0.5⌋ or more consecutive equal decisions within indices ≥ are not considered in (23).
The second phase starts after identifying ̈, and another vectors are used to identify ̈. The k th column in ̈, ̈( ) , is the first decision vector located on the histogram just on the right of a gap created by a change in the decision , which can be found using a running minimum over outputs
, subject to ( ) = 1
In the third phase, partial histogram windows are built on the two sides of each ̈( ) and ̈( ) pair, i.e., in the ranges ( ) ∈ ̈( ) − , ( ̈( ) ) and ( ) ∈ ̈( ) , ̈( ) + , where is a selected positive integer. For each partial histogram, the estimate of the peak level is calculated by evaluating the median of the peaks in the window. A threshold proportional to is used to exclude inactive vectors which appear due to noise. Accordingly, both ( ) and ( ) are chosen, and is evaluated according to (19) and (22).
After identifying , and , (21) can be used to estimate the weights in calibration cycle , . And accordingly is calculated as a weighted sum of the current and previous estimate, using a weighting factor , via
This is then used in (8) to produce the calibrated sample.
VI. RESULTS
Matlab simulations are used to verify the proposed algorithm targeting a SAR ADC with = 1.86, = 13 and = 11. The algorithm is configured to = 2 , the total number of memory words required to measure the histogram windows is 478, and each word is 8 bits. Two Monte Carlo simulations are used to verify the proposed technique. In both tests = 3 , and 1000 capacitance sets are used where the unit capacitances suffer from mismatch having Gaussian distribution with standard deviation = 0.08 . A 4-level pulse amplitude modulation (4-PAM) input signal is used; the PDF ( ) and are shown in Fig. 3 . All reported results here are obtained after 16 calibration cycles.
In the first test, = 0μV and hence the performance is limited mainly by the uncalibrated capacitor mismatch and the quantization noise. Fig. 4 shows the ENOB distributions obtained with and without calibration. Using optimal weights, the average ENOB is 11.9 bits. With calibration, the average ENOB is improved from 9.5 to 11.7 bits. In the second test, Gaussian-distributed comparator noise with = 300μV is applied. Similar to Fig. 4, Fig. 5 shows the results obtained for this test. The simulation shows that, using optimal weights, the average ENOB is 10.13 bits. With calibration, the average ENOB is improved from 9.24 to 10.12 bits. The maximum observed difference between the optimal and improved ENOB is 0.12 bits. The distributions of the INL and DNL bounds after calibration are shown in Fig. 6 .
VII. CONCLUSION
A blind calibration technique has been presented for use with SAR ADCs. The technique senses the histogram bins only at the ranges we are interested in, to construct only equations that are sufficient to estimate the weights, leading to a reduction in the required memory and making the proposed technique feasible. In the example tested, histogram bins were measured for only 478/2 =5.8% of all possible vectors. The proposed algorithm does not require any statistical constraints on the input signal except that this signal covers at least half of the ADC's input dynamic range. The presented results show that the ENOB is attained within 0.12bit of the optimal using this algorithm.
